49:43 Webセミナー

Accelerate HPC End-to-end Software and Hardware Design Pipelines

Name: Accelerate HPC End-to-end Software and Hardware Design Pipelines
Uploaded: 2023-07-07T15:19:36.217Z
Duration: 49 min 43 s
Description: Learn how disaggregated storage with high performance and capacity-optimized options can enhance the performance of RTL source code and binaries and still keep costs down.

Learn how disaggregated storage with high performance and capacity-optimized options can enhance the performance of RTL source code and binaries and still keep costs down.

本 Web セミナーが配信された日 2023/06/14

最初の 5 分間はどなたでもご視聴可能です。5 分後に表示される簡単なフォームにご記入いただくことで、最後までご覧になれます。

Pure//Accelerate

HPC workloads, including software development and semiconductor design (EDA), are challenged to meet razor-thin margins and shrink product pipeline cycles. Learn how disaggregated storage with high performance and capacity-optimized options can enhance the performance of RTL source code and binaries and still keep costs down. See how development tools, such as Perforce and JFrog Artifactory, can gain a significant performance and efficiency boost.

続けて視聴される方へ

ご視聴いただきありがとうございます。下記のフォームにご記入いただくことで、最後までご覧になれます。

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

このブラウザは現在サポートされていません。

古いブラウザには、セキュリティ・リスクが存在する場合があります。ピュア・ストレージの Web サイトをより快適にご利用いただけるよう、最新のブラウザにアップデートしてください。